San José State University
College of Engineering/Computer Engineering Department
CMPE 240 – Advanced Computer Design, Section 1
(Graduate Level Core Course)

Fall 2017

Instructor Loc Lam
Office Location BBC 108
Email loc.lam@sjsu.edu
Office Hours Tuesday – 8:45 onwards
Class Days/Time Tuesday 6:00 – 8:45 PM
Classroom BBC 108
Prerequisites CMPE 180-90 or instructor consent

Course Web Page and Messaging
You are responsible for regularly checking with the messaging system through MySJSU and the Course Canvas page.

Course Catalog Description
Architecture of a computing system including system bus, memory subsystems and peripherals.  Unidirectional and bidirectional bus architectures; SRAM, SDRAM and FLASH memories and their interfaces with the system bus.  Design of DMA, interrupt controller, transmitter/receiver, timers, display adapter, A/D and D/A converters and other system peripherals and their bus interfaces. Prerequisite: CMPE 180-90 or instructor consent.

Course Learning Outcomes
CMPE 240 is an advanced logic design and architecture course that teaches various system buses, organization of different system memories and peripherals, and most importantly, their interface design with system bus using timing diagrams. Success in this course is based on the expectation that students will spend, for each unit of credit, a minimum of forty-five hours over the length of the course (normally 3 hours per unit per week with 1 of the hours used for lecture) for instruction or preparation/studying or course related activities including but not limited to internships, labs, clinical practica. Other course structures will have equivalent workload expectations as described in the syllabus.

Student Learning Objectives

Textbook/Readings

Other Readings

Classroom Protocol
Students are expected to arrive on time for the class. Students should bring laptops to the class for in-class labs. Attendance is highly recommended. No cell phones are allowed in the lecture. Please be considerate of your fellow students.

Course Requirements and Assignments
University Policy S16-9: “Success in this course is based on the expectation that students will spend, for each unit of credit, a minimum of 45 hours over the length of the course (normally three hours per unit per week) for instruction, preparation/studying, or course related activities, including but not limited to internships, labs, and clinical practice. Other course structures will have equivalent workload expectations as described in the syllabus.”

Grading Policy
Your grade will be calculated as follows:

Assignments 20%
Midterm Exam 20%
Project 30%
Final Exam 30%

97% - 100% A+
93% - 96% A
90% - 92% A-
87% - 89% B+
83% - 86% B
80% - 82% B-
77% - 79% C+
73% - 76% C
70% - 72% C-
67% - 69% D+
63% - 66% D
60% - 62% D-
0% - 59% F


No late assignments will be accepted
An extension will be granted only if a student has serious and compelling reasons that can be proven by an independent authority (e.g. doctor’s note if the student has been sick).

Descriptions of Assignments/Exams

Exams
Exams will be conducted closed book, comprehensive and will be based on the course material. The usage of cameras may be used in the major exams.

Once decided in the class, all exam dates are final.  Students may retake a missed exam because of a health emergency or sickness accompanied by an official and signed doctor’s report.  Each case will be individually verified by calling the doctor’s office. The retake exams may have more difficult set of questions than the ones asked in the original exam.

Term Projects
Term projects require students to design and demonstrate an application and verify its functionality. The projects are completed by a group of three to four students, and they should emphasize the product of a teamwork.

Students may be asked to demonstrate the entire functionality of the system to the instructor in the form of an oral presentation where the instructor may ask technical questions and grade the team accordingly. Each team is required to submit a technical report by the end of the semester.

The organization of the report will contain the following four sections:

  1. Abstract and introduction
  2. Description of the project which includes the architecture/block diagrams and functionalities
  3. Description of the overall learning experience and the difficulties encountered during implementation
  4. Conclusions

Policy on Respect and Insubordination
Students who disturb the peace and harmony in class, behave disrespectfully to the instructor or his/her fellow students will be immediately dismissed from the class and reported to student affairs for disciplinary action.

Policy on Cheating
A student or students involved in a cheating incident in a test, homework, report, or lab project will receive an F in the course and will be reported to the judicial affairs office and subjected to disciplinary action.

Dropping and Adding
Students who do not provide documentation of having satisfied the class prerequisite and co-requisite requirements (if any) by the second-class meeting will be dropped from the class.

Students are responsible for understanding the policies and procedures about add/drop, grade forgiveness, etc.  Refer to the current semester’s Catalog Policies section at http://info.sjsu.edu/static/catalog/policies.html. Add/drop deadlines can be found on the current academic calendar web page located at http://www.sjsu.edu/academic_programs/calendars/academic_calendar/. The Late Drop Policy is available at http://www.sjsu.edu/aars/policies/latedrops/policy/. Students should be aware of the current deadlines and penalties for dropping classes.

Information about the latest changes and news is available at the Advising Hub at http://www.sjsu.edu/advising/.

University Policies
Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/.

Course Schedule
The schedule is tentative and subject to change with fair notice posted on Canvas.

Week Date Topics

1

8/24

Explanation of the Green Sheet

2

8/31

Combinational Circuits

3

9/7

Sequential Logic Circuits

4

9/14

Asynchronous Logic Circuits

5

9/21

System Bus

6

9/28

System Bus (Continued)

7

10/5

Midterm Exam

8

10/12

Memory Circuits and Systems

9

10/19

Memory Circuits and Systems (Continued)

10

10/26

Thanksgiving (Campus Closed)

11

11/2

Central Processing Unit

12

11/9

Central Processing Unit (Continued)

13

11/16

System Peripherals

14

11/25

System Peripherals (Continued)

15

12/2

Project Presentation

16

12/9

Final Exam Review

17

12/16

Study/Conference Day (no classes or exams)

18

12/17

Final Exam

Back to Homepage